issues worth much further research. how learning about components may be related to it are about new component technology may be ineffective in drives effective learning about new architectures and zation that is structured to learn quickly and effectively learning about changes in product architecture. What organization and people with different skills. An organirally. Learning about changes in architecture --- about ing about new architectures requires a different kind of management and attention. But it may also be that learnfunctional boundaries) --- may therefore require explicit new interactions across components (and often across the architecture of the product is unlikely to occur natube organized within the firm, learning about changes in that underlie them. Given the way knowledge tends to a stable product architecture. In this context, learning means learning about components and the core concepts

become embedded within tacit or informal linkages. tion of the danger of allowing architectural knowledge to ments. These mechanisms may be responses to a percepfunctional teams and more open organizational environfrom which to understand the current fashion for cross-These ideas also provide an intriguing perspective

be a significant issue rely on communication channels, information filters, and gether, architectural innovation at the firm level may also problem-solving strategies to integrate their work tothe degree that manufacturing, marketing, and finance that reach beyond product development and design. To architectural innovation yields insights into problems ponents within a relatively stable framework, the idea of tions can also be described as a series of interlinked com-To the degree that other tasks performed by organiza-

prove quite useful in understanding technically based riterpretive lens, architectural innovation may therefore that architectural innovation is quite prevalent. As an inevidence developed here and in other studies suggests duce changes in product architecture in an industry. The nant firms, we might expect less entrenched competivalry in a variety of industries tor firms to search actively for opportunities to introgain significant advantage over well-entrenched, domition has the potential to offer firms the opportunity to ogy on competitive strategy. Since architectural innovawould be useful to discussions of the effect of technol-Finally, an understanding of architectural innovation

CASE II-12

The DRAM Decision Intel Corporation:

George W. Cogan and Robert A. Burgelman

previous five years, memory components had been suf-Components Division particularly hard. For much of the Exhibit 2). The recession hit the company's Memory longed cyclical downturn. Some operations had already semiconductor industry which Intel had helped create con Valley and thought about his company's future. The fering under competitive pressure from the Japanese. have to react again soon (see company financial data in been trimmed, but Grove believed the company would ing officer, stood in his office cubicle gazing out at Sili-16 years earlier had entered what looked to be a pro-In November 1984, Andy Grove,1 Intel's chief operat-

was formulating his personal position on the matter. to compete in the commodity market of DRAMs. Grove within the company about whether Intel could continue research project was soon to produce working protoeration. Its \$50 million 1 megabit (1 meg = 4×256 K) gram to leapfrog the Japanese in the product's next gen-Japanese in the 1 meg device. Still, a debate was growing (256K) version, but Intel was fighting back with a prosales of the latest generation of DRAMs, the 256 kilobia was customary. The Japanese had taken the lead in unit more rapidly than the 20 to 30 percent per year which dustry average selling price per chip had declined much types. Intel managers estimated they were ahead of the in dynamic random-access memories (DRAMs) as the in-Since 1980, Intel had been losing its market position

both Grove and Gordon Moore, Intel's chief executive jority of Intel's corporate resources. It was difficult for work, the microprocessor business deserved the mamuch more profitable than memories; in an ROI framecility. On the other hand, Intel's other businesses were one \$150 million state-of-the-art Class 10 production fa-DRAM product line, it would have to commit to at least It seemed clear that if Intel chose to continue with the

EXHIBIT 1 Biographies of Key Intel Personnel

was senior vice president and general manager of the Components Group **Jack Carsten j**oined Intel from Texas Instruments and has held various high level management positions since then. In 1985 he

Dennis Carter is a Harvard M.B.A. with an engineering background. He has worked in several areas of the company and is cur-

rently assistant to the president.

design group in Israel. pov Frohman joined Intel from Fairchild in 1969. He was responsible for the invention of the EPROM. He currently manages Intel's Stanford University. He joined Intel in 1971 and has managed the DRAM technology development group in Oregon since then. Sun Lin Chou received his B.S. and M.S. degrees in Electrical Engineering from MIT and his Ph.D. in electrical engineering from

Gordon Moore was born in San Francisco. He received his B.S. in chemistry from Berkeley and his Ph.D. in chemistry and physics **red Hoff** joined Intel as a designer in 1969. He headed the group that invented the microprocessor. Hoff left Intel in 1983 Camera and Instrument for five years, he joined Intel in 1968. He has been president and chief operating officer since 1979, Andrew Grove was born in Budapest. He received his B.S. from CCNY and his Ph.D. from Berkeley. After working at Fairchild **Edward Gelbach** joined Intel from Texas Instruments in 1969. He is currently senior vice president of sales

1987, and he founded Fairchild. He founded Intel in 1968 and is currently the chairman and CEO from the California Institute of Technology. He worked as a member of the technical staff at Shockley Semiconductor from 1956 to

chairman of the board of directors and Instrument. He is credited with coinventing (with Kilby at TI) the integrated circuit. He founded Intel and currently serves as vice engineer at Philco from 1953 to 1956, a research engineer at Shockley Transistor, and a founder and director of Fairchild Camera **Robert Noyce w**as born in Burlington, lowa. He received his B.S. from Grinnell College and his Ph.D. from MIT. He was a research

1974. He was appointed chief financial officer in 1984. Bob Reed received his bachelor's degree from Middlebury College and his M.B.A. from the University of Chicago. He joined Intel in

he was manager of that group. University of Minnesota. He joined Intel in 1978 as a device physicist in the Static Logic Technology Development Group. In 1985, **Ron Smith** received his bachelor's degree in physics from Gettysburg College and his M.S. and Ph.D. degrees in physics from the

president and director of the Corporate Strategic Staff. **Leslie Vadasz** joined Intel in 1968 and has held a variety of senior management positions since then. He is currently senior vice Dean Toombs joined Intel from Texas Instruments in 1983 with the express purpose of running the Memory Components Division

Ron Whittler holds a Ph.D. in chemical engineering from Stanford University. He joined Intel in 1970. From 1975 until 1983, he managed the memory products division. In 1983, he became vice president and director of Business Development and Marketing

Albert Yu was born in Shanghai and holds a Ph.D. in electrical engineering from Stanford University. He joined Intel in 1975

large market segment to the Japanese. munity would react to Intel's decision to cede such a least of Grove's worries was how the investment comlargest market segment in integrated circuits. Not the ory business had made Intel, and was still by far the officer, to imagine an Intel without DRAMs. The mem-

COMPANY BACKGROUND

company to specialize in making large-scale integrated Kilby at Texas Instruments), and Intel was the first invented the integrated circuit (simultaneously with Jack emerging solid-state electronics industry. Noyce had triumvirate. The three were key technologists in the complete what the company's historians have called the assistant director of research at Fairchild, also left to a new company. Andy Grove, who had been Moore's Bob Noyce and Gordon Moore had left Fairchild to form On August 2, 1968, the Palo Alto Times announced that

> an inch on a side and contained nearly 400 transistors. storage capacity. The chip itself was less than a quarter of tar static random-access memory (SRAM) with a 64-bit duction in cost per bit. the magnetic core business required at least a 10-fold rethen dominated by magnetic core technology. To attack its sights on the growing computer memory business While the SRAM had some small markets, Intel had set In mid-1969, Intel introduced its first product, a bipo-

on the chip. But they were also very sensitive to trace polar transistor and thus could be more densely packed sumed only a fraction of the power of a traditional bitacturability questions remained. MOS transistors consteps required to make a working chip. The process had process promised to lead to increased transistor density bipolar process. The metal-oxide-semiconductor (MOS) amounts of impurities in processing, raising the question been published in scientific journals, but serious manuwhile simultaneously reducing the number of fabrication process technology in addition to the relatively proven The Intel managers decided early on to pursue a new

Copyright © 1989 by The Board of Trustees of the Leland Stanford Ju-Source: Reprinted with permission of Graduate School of Business

italicized words appear with definitions in the technical appendix. Note: All italicized names appear with biographies in Exhibit I; all

EXHIBIT 2 Selected Intel Corporation Financial Data

				Year	Year ended December 31	mber 31			
	1976	1977	1978	1979	1980	1981	1982	1983	1984
Sales	226	283	400	663	854	788	900	1 120	
coes	117	144	196	313	399	458	540	221.1	1,629
Gross margin	109	139	204	350	455	330	3 2 5	420	íα
R&D	21	28	4	67	g ;	116	2 0	490	7
SG&A	37	48	76	13.5	175	101	131	142	_
Operating profit	5	63	87	150	187	202	861	217	ω
interest and other		ć	3 9	(c)	04	; <u>(</u>	29	139	N
Profit before tax	n n	ີລ	96	: :		10	N	40	
income tax	ې ر په -	<u>ء</u> و	3 8	149	186	40	31	179	2
Net income	2 0	<u> </u>	. 4:	71	89	i 3		63	
Net all Offile	2	32	44	78	97	27	<u>ω</u>	116	
Cepitelia	10	16	24	40	49	66	83	103	٠,
Capital myest	32	97	104	97	152	157	138	145	ω.
					December 31	-			
	1976	1977	1978	1979	1980	1981	1982	1983	1984
Cash and ST invest	26	39	28	34	127	115	85	386	3
working capital	93	81	67	115	299	287	306	608	יי יי
Fixed assets	30	80	160	217	321	412	462	504	4 9
T deta	156	221	356	500	767	871	1.056	1.680	o :
Ecuity C1 Oebi			0	0	150	150	197	127	14
Emplement	901	149	205	303	432	488	552	1.122	3
DOS Cimpioyees	7,300	8,100	10,900	14,300	15,900	16,800	19,400	21.500	25.40
BO4:	11.1%	11.3%	11.0%	11.8%	11.4%	3.4%	3.4%	10.3%	100
000	24.3%	20.5%	19.9%	21.9%	19.4%	3.5%	3.6%	11.0%	11.8%
r	33 8%	29.4%	29.5%	38.0%	32.0%	6.3%	6.4%	21.0%	17 60

first and second quarters or 1985 showed revenue of \$375 million and \$360 million and profit of \$9 million and \$11 million, respectively. The 'includes \$250 million proceeds from sale of 11% stake to iBM.

"Based on beginning-dryear asset (equity) values.

main stable over time. of whether their performance characteristics would re-

quences had proprietary aspects, but were not always at this early stage of development, the processing seductor technology development. Vadasz commented that etary aspects which put Intel in the forefront of semiconcommercially available MOS SRAM, the 256-bit "1101." The successful processing sequence had several propritration and setbacks, Vadasz's team produced the first stable transistor threshold voltage. After a year of frusmoved slowly. The primary problem was to develop a neers. In contrast to the bipolar effort, the MOS effort Les Vadasz headed the MOS team of several engi-

Shift register sales provided the company with a war difficulty selling the new device. But the successful MOS tor shift registers among mainframe computer makers. process was immediately applied to the existing market Since the market for SRAMs was young, Intel had

> chest of cash needed to weather its first semiconductor recession of 1970 - 1971.

Development of DRAM

END. CORES LOSE PRICE WAR TO NEW CHIP." puter trade journals in early 1971 announced: "THE new design allowed increased memory cell density, it for access and refresh. An advertisement placed in commore storage capacity in the same silicon area. While the ory cell, the DRAM required only three transistors. With While the SRAM required six MOS transistors per memdevelop the first DRAM in 1970, the 1-kilobit "1103." worked closely with Honeywell engineers to design and also required a significant amount of external circuitry fewer elements in each memory cell, the 1103 contained Another technical innovation followed the 1101. Intel

tomers had to be taught how to use the new device and In spite of the price/performance advantage, cus-

> membered 1971: convinced of its reliability. Ed Gelbach, VP of sales, re-

chips would be returned over a single weekend. with the part. My recurring nightmare was that all of those seemed like none of the customers ever shipped machines were all testing them and putting them in boards . . . but it were shipping literally hundreds of thousands of them. They We could never find a customer that used them and yet we

counted for over 90 percent of Intel's \$23.4 million in eral controller circuitry for OEM sale into the computer assembled 1103 chips along with the required periphlargest selling integrated circuit in the world and ac-30 percent of Intel's business. By 1972, the 1103 was the maker market. Soon MSO was responsible for about started the Memory Systems Operations (MSO), which In order to speed the adoption of DRAMs, Intel

use semiconductor product ever invented." Ironically, that may have helped its market success: Gordon Moore called the 1103 "the most-difficult-to-

make their skills irrelevant. realized that it too was a difficult technology and wouldn't difficult technology and required a great deal of engineering on the part of the core memory engineers. Core was a very There was a lot of resistance to semiconductor technology support. The engineers didn't embrace the 1103 until they

New DRAM Generations

oped machines which could handle larger wafers. In larger silicon ingots and equipment manufacturers develcreased by changing the size of the wafer whenever creased continually as process improvements were dethat throughout a product's life cycle, wafer yields incessing yields. The early 1103's were produced on 2lar process from 2-inch to 3-inch wafers, effectively dousilicon manufacturers developed techniques to grow veloped. The productivity of the factory was also inries Components Division from 1975 until 1983, said 10 percent. Ron Whittier, general manager of the Memoof 25 fully functional devices, or an overall yield of devices. Of the 250, early 1103 runs produced an average inch-diameter silicon wafers, each containing about 250 From its early days, Intel was fighting a battle with pro-1972, Albert Yu headed a team which converted the bipo-

one defective memory cell (out of 1024 in the 1103) to another strategy for increasing yield. Since it only took make a chip dysfunctional, it seemed inefficient to throw In the early days, Vadasz recalled, MSO developed

> concept as redundancy. away all defectives. MSO's scheme was to compensate required extra 1103s in each system. Intel referred to the that rejected 1103s could still be used. Since the scheme bypass the defective cells within each memory chip so for a defective memory cell using creative peripheral logic circuitry. The peripheral circuitry was designed to

pacity as its predecessor was developed (see Exhibit 3). three years, a new generation with four times as much caducing the new generation of DRAM memories. Every one of several companies vying to be the first at introprocess technology lead. By the mid-1970s, Intel was the market for DRAMs and began to erode Intel's MOS Soon after Intel's early success, competitors entered


address the entire memory. Multiplexing started a trend the 4K generation by incorporating the peripheral cir-MOSTEK, was able to take market share from Intel in chip design was in rapid flux. A start-up company, Intel was struggling to keep up with its competitors. in DRAMs towards user-friendliness.2 ing, which allowed a smaller number of output pins to MOSTEK introduced the concept of on-chip multiplexfriendly, and MOSTEK came out with a better product. Vadasz recalled: "The first DRAMs were not very usercultry required to manage the memory on the chip itself During the formative years of the DRAM market, the Vadasz recalled that even at the 4K and 16K level.

Vadasz commented:

is the hard part. neers to optimize everything in that box. Choosing the box "box" has been defined, it is easy for a team of great engiin anticipating the relevant issues. Once a technological you are. . . . The real problem in technological innovation is to the punch. They are not encumbered by the same things easier for new entrants to seize an opportunity and beat you Even though you have invented the product, sometimes it is

smaller chip size. The revised 4K version sold well, but the reduction in the number of transistors allowed for a more challenging from a process technology standpoint DRAM cell, which became the industry standard. While revised version, Intel also implemented a one-transistor volved in the 4K DRAM development, said that in the internal multiplexing logic. Sun Lin Chou, who was intime was short before the next generation Intel's first 4K DRAM was redesigned to include the

how to use DRAMs. onto the chip itself and the majority of MSO's customers had learned Eventually Intel sold MSO since the value added had been integrated



Note: 6800 and 68000 are Motorola Products. Z80 is a Zilog Product. Source: Intel documents, Dataquest

technology."3 According to Sun Lin Chou, a successful support high prices. generation when low competitor yields and high demand DRAM company participates in the early phase of each "staying ahead of the experience curve using process Dennis Carter described Intel's early strategy as

output. This is not true for more complex products such as the maximum and he will be guaranteed of selling all his have to first learn how to use it. first market entrant is semi-infinite. As soon as the leading In fact, for the first two years, the demand for DRAMs to the a logic product with a new function where the customers vendor makes a new DRAM, he can crank his capacity to

force behind increased density was the ability to define number of transistors contained on a chip. The driving Each new generation required a quadrupling of the

> defects on the wafer.4 termined by the ability to control the number of random thography process, while the maximum chip size was dewas controlled primarily by the accuracy of the photolifrom 5 μm at the 4K generation. The minimum linewidth reduced the minimum linewidth by a factor of about 0.7, make larger chips without defects. Each new generation number and size of components per memory cell, and to wafer, to invent creative ways of reducing the required lent of wires and components in a circuit) on the silicon patterns of ever narrower dimensions (functional equiva-

ing DRAMs as a technology driver. The latest process Exhibit 3). Gordon Moore developed the strategy of usferred to other products. Early on in the company's detechnology was developed using DRAMs and later transmemory leaders through the 16K DRAM generation (see series of process innovations kept Intel amongst the While competition was tough even at the 4K level, a

not ahead of the curve for a particular product or generation suffered cent for each doubling in cumulative volume). Companies who were industry had a 70 percent experience curve (costs reduced by 30 permanufacturing costs over time due to experience. The semiconductor The experience curve referred to the declining nature of industry-wide

erosion of margins or market share

tion line. Moore commented: disgatisfied with the linkage between research and manvelopment. Intel managers decided to merge the research infecturing at Fairchild. As a result, he had insisted that and manufacturing functions. Gordon Moore had been intel perform all process research directly on the produc-

Our strategy optimizes our ability to make fast incremental process technology improvements. We don't have a central silicon believers. search effort in gallium arsenide, we have been watching instance, while Texas Instruments has been funding a readvances in light of how they will affect our businesses. For corporate research lab. We tend to evaluate other research gallium arsenide develop for the past 20 years. We're still

on developing Intel's third 16K DRAM offering while ment group focused a significant amount of its resources dustry average for three-power-supply 16K DRAMs in DRAM in 1979. Earlier offerings, including Intel's two to introduce the first 5-volt-single-power-supply 16K competitors concentrated on the 64K generation. device and captured a price premium of double the inwith the 2116 and 2117, it was all alone with the 5-volt and production tasks. While Intel had lost market share product, the 2118, greatly simplified the user's design user supply three separate voltages to the chip. The new previous 16K DRAMs (2116 and 2117), required that the HMOS (high-performance MOS) process enabled Intel or to enable new product families beyond memories. The processes which were used to enhance product features 1979 (see Exhibit 4). The DRAM technology develop-During the 1970s, Intel competed by developing new

power-supply 16K DRAM for two primary reasons: they ogy in the same product. cess would eventually dominate the memory industry generation, and they believed the one-power-supply protion due to the technical challenge in achieving the 64K projected a relatively long life cycle for the 16K genera-DRAM generation and the single-power-supply technol They considered it too risky to tackle both the 64K Intel management decided to focus on the single-

gineers between chip companies and the involvement of opment efforts led to a general leveling of process capasuppliers and equipment manufacturers in process develcompetitive edge. As time went on, the movement of enexplained that in the early years some processing steps methodology and processing machinery. Dennis Carter achieved through improvements in both processing were considered black magic and defined a company's The drive towards smaller and smaller geometries was

> mented about the trends in processing: bility amongst Silicon Valley firms. Sun Lin Chou com-

delectrics process step, but to select one or two or three process feato innovation is to be on par with your competitors on every better than [its] competitors in every process step. The key plex and expensive to develop that no vendor can hope to do Process technology and equipment have become so comleadership there. In DRAMs we focus on high-quality thin tures with the highest leverage and focus your efforts to gain

The Invention of the EPROM

the first device. a memory device, designed the first part, and fabricated scribed the physical effect, saw that it could be applied to Frohman not only invented the product, but he also deonly memory) was invented by Dov Frohman. Yu said person. The EPROM (electrically programmable readsociates the invention of any important product with one manager of the components division, said he usually as-Albert Yu, vice president of development and general

a recent hire from Fairchild in 1969, Frohman was asexplained by the existence of an unintentional floating structure. Frohman saw that the phenomenon could be tormation could be built. grammable memory which would permanently store ingate were intentionally constructed, a new type of progate within the MOS device. He realized that if a floating the MOS process. The problem involved the silicon gate nomenon which was causing reliability problems with signed to help understand and remedy a strange phe-Frohman's story has become legendary at Intel. As

to Frohman sembled a demonstration for Gordon Moore. According Frohman designed the first test devices and as-

that by pushing the button you could program the device. to us, and we were thrushing around. We showed Gordon packages sticking out of the 16 sockets, an oscilloscope and We put together a 16-bit array with primitive transistor and we demonstrated that it would hold a charge. There were red bulbs to indicate the bits. This was all new pulse generator, and we carted all this into Gordon's office

Recalled Moore one could tell where the device would have applications pany to the production of the EPROM even though no used to erase the memory. Moore committed the com-Later, it was discovered that ultraviolet light could be

induced defect can potentially damage. If the chip size is too large, ously reduced. yields are unacceptably low unless the defect level can be simultane-The size of the chip defines the area of the wafer which each process-

16K 3PS

EXHIBIT 4 Market Information for DRAMs and Microprocessors

50

				ln	tel DRAM ma	irket share					
Total market	10,455	33,010	124,163	189,559	317,932	562,339	961,785	621,775	150.00 905,506	47.66 1,885,745	17.90 3,593,242
64K 256K					150.00	17.67 110.14	7.38 46.26	3.84 11.00	2.23 5.42	1.98 3.86	2.07 3.16
4K 16K 3PS* 16K 5V*	17.00	6.24	4.35 46.39	2.65 18.63	1.82 8.53	1.92 6.03	1.94 4.77	1.26 2.06	1.62 1.24	2.72 1.05	3.00
			World	wide yearly	average selli	ng prices of	DRAMs (\$/un	rit)			
64K 256K					1	150 36	1,115 441	5,713 12,631	23,240 103,965 10	57,400 371,340 1,700	40,600 851,600 37,980
16K 5V*			50	2,008	20,785	69,868	182,955	215,760	263,050	239,210	120,690

									303,300	1,000,745	3,593,242
				Int	tel DRAM ma	irket share					
4K 16K 3PS* 16K 5V* 54K 256K	82.9%	45.6%	18.7% 37.0%	18.1% 27.9%	14.3% 11.5%	8.7% 4.4% 100.0%	3.2% 2.1% 94.0% 0.7%	2.4% 66.5% 0.2%	2.3% 33.1% 1.5%	1.9% 11.7% 3.5%	1.4% 12.3% 1.7%
stimated revenue**	8,667	15,052	23,643	37,976	40,479	32,882	28,139	25,534	33,109	68.238	0.1% 58.607

		Microproces	sor sales hi	story by arch	nitecture				
Achitecture (% units sold)	1976	1977	1978	1979	1980	1981	1982	1983	1984
8-bit:									1304
Zilog (780) Intel (8080, 8088) Motoroia (6800, 650X, 680X) Others Total 8-bit (million units) Average selling price 16-bit:	2.2% 22.8% 15.0% 60.0% n/a n/a	5.8% 36.6% 13.0% 44.6% n/a n/a	12.4% 34.6% 17.2% 35.8% n/a n/a	17.0% 38.9% 20.8% 23.3% 12.5 \$6.03	21.1% 27.1% 18.8% 33.0% 22.4 \$4.60	22.7% 19.7% 21.1% 36.5% 33.8 \$3.32	23.4% 19.1% 17.9% 39.6% 47.9 \$3.18	37.4% 22.3% 14.8% 25.5% 67.8 \$3.25	35.1% 33.5% 14.0% 17.4% 75.1 \$4.06
Zilog (Z8000) Intel (80186/286,8086) Motorola (68000) Others Total 16-bit (million units) Average selling price	n/a n/a	n/a n/a	6.7% 93.3% n/a n/a	1.4% 14.0% 84.6% 0.5 \$30.29	4.5% 28.9% 66.6% 0.8 \$38.00	3.4% 31.7% 3.9% 61.0% 1.8 \$16,96	5.1% 26.6% 5.8% 62.5% 4.1 \$15.29	5.8% 32.1% 10.8% 51.3% 7.1 \$14.25	6.2% 59.1% 20.2% 14.5% 10.0 \$28.90

estimates that by 1984 Intel DRAM sales were closer to \$100

*16K 3PS refers to the industry-standard, three-power-supply DRAM. The 16K 5V model requires only one power supply.

**Sales of 1K DRAMs were negligible by 1977. Estimates are created by assuming Intel prices at average selling price. Casewriter estimates that by 1984 Intel DRAM sales were closer to \$10t million. Losses to gross income due to DRAMs in 1984 were estimated by the casewriter to be between \$20 million and \$30 million.

**Architecture refers to company who originated design, not to manufacturer. For example, while Intel's designs captured 33.5% and 59.1% of the 8- and 16-bit segments, Intel's actual unit sales of microprocessors accounted for only 14.5% of total market sales in 1984. Licensing agreements with other vendors account for the remainder. Next to Intel, NEC was the second largest unit shipper of microprocessors at 13.5% of total units. Motoroia captured lifth place behind Zilog (8.9%) and AMD (7.4%) with 7.3% of microprocessor unit sales in 1984.

ties for reducing line width, you can see another 12 years of not lacking in opportunities. There is still a lot of evolution market from the outset. This is especially so because we are high, because we require a well-defined application to a likelihood of someone killing an effort like this one is very It was just another kind of memory at the time, and people left in the current technology. If you consider the possibilisaw it as a research and development device. Today, the

2,250

culators' instructions. a set of chips for a number of different calculators. Busiwhich could be programmed to carry out each of the calperform advanced calculator functions. Hoff suggested com had envisioned a set of around 15 chips designed to puilding a simpler set of just a few general-purpose chips hired by the Japanese firm Busicom to design and build Ted Hoff invented the microprocessor. Intel had been

eventually called a microprocessor. prietary rights to the design. The CPU chip, 4004, was access memory (RAM), and a shift register for input/out-Intel signed a \$60,000 contract which gave Busicom prothat the novel approach would work, but by early 1970. tom instructions for calculator operation, a randomcalled the 4004, a read-only memory (ROM) with cusput buffering. It took nearly a year to convince Busicom included four chips: a central processing unit (CPU) raggin and a team of designers implemented. The set He was the architect of the chip set which Federico

within the company. should try to renegotiate the rights to the chip design cash registers to street lights, and he lobbied heavily eral-purpose solution in many applications ranging from Hoff believed that Intel could use the devices as a genwithin the company developed about whether Intel successfully made into 100,000 calculators,5 a debate Eventually, Intel decided to offer reduced pricing to While Intel produced chips for Busicom which were

basis." Busicom, in financial trouble, readily agreed to ories and we were willing to make the investment on that sign. Ed Gelbach remembered the management decision: Busicom in exchange for noncalculator rights to the de-Originally, I think we saw it as a way to sell more mem-

evolution along the same curve.

of Intel's development aides, which were programming 4004. As a result, Gelbach's group developed the first

would have to educate its customers in order to sell the cant market for it. Early on, it became apparent that Intel MOS transistors and could execute 60,000 instructions

The 4004 was introduced in 1971. It contained 2,300

designed logic, but Intel believed there was a signifiper second. Its performance was not as good as custom-

tools for the customer. By 1973 revenues from design

aides exceeded microprocessor sales.

The Invention of the Microprocessor

dynamic RAMs had provided a new process technology April 1972. The 8008 was designed with a computer ter-8-bit microprocessor, the 8008, which was introduced in chips for operation. pany because it was too slow and required 20 support minal company in mind, but was rejected by the com-In the meantime, Intel's advancements in static and In tandem with the 4-bit 4004, Intel developed an

ket. Even though the 6800 used an architecture more fato the 8008. In addition, much of the functionality of the beginning of a new age in computing. The market for operation. In addition, the 8080 required only six support chips for the 8080 could execute 290,000 instructions per second processor, the 8080. As a result of process technology, the support chips was integrated into the new microwhich promised increased transistor switching speed the 6800 and eventually took nearly the entire 8-bit mar-Intel was one year ahead of Motorola's introduction of microprocessors exploded as new uses were developed Intel had created an NMOS process, which was applied The introduction of the 8080 in April 1974 heralded

But Intel's 16-bit microprocessor, the 8086, again was the 8-bit microprocessor marketplace (see Exhibit 4). hve months of shipments. tel paid for the 8080 research and development in the first old days. At an initial selling price of \$360 per chip, Inthat customers were assured of a second source of supcircuit companies were licensed to produce the 8080 so miliar to programmers, Intel offered more effective defirst to market by about one year when it was introduced ply. Ed Gelbach remembered the mid-1970s as the good velopment aids and support systems. Several integrated Motorola and Zilog® continued to apply pressure in

in June 1978. Intel management decided that upward

Moore also wore an Intel digital watch, which he called his \$15 million watch, referring to Intel's ill-fared venture into the watch business. He have to do is look at my watch to get the answer. The casewriter noticed a Busicom calculator on Gordon Moore's desk said: "If anyone comes to me with an idea for a consumer product, all

^{*}Zilog had been formed as a start-up by three Intel design engineers. Andy Grove commented that the loss of those engineers set back Intel's microprocessor program by as much as one yeur.

Committee of the second

own 16-bit microprocessor, the 68(00), and appeared to only sample quantities and worked on a new generation forecasts for the 8086 family as customers purchased chip. While the 8086 could operate software developed be gaining momentum in the field.7 of software. In the meantime, Motorola introduced its also introduced. For two years, Intel did not meet its sales 8-bit bus version of the new architecture, the 8088, was which required new software for full exploitation. An originally for the 8080, it employed a new architecture compatibility would be a critical feature of the 16-bi

world whenever a design win was threatened. ing people were mobilized to travel anywhere in the SWAT teams of engineering, applications, and marketqualified leads resulting in 2,000 design wins in 1980." generate 100,000 sales leads and get that down to 10,000 eration CRUSH. The project leader said: "We set out to task force to attack the 68000. The project was called oppotentially the next generation as well, Intel created a threat that could lock Intel out of the 16-bit market and Recognizing that the 68000 represented a critical

88 development systems. In 1981, 13 percent of Intel's sales were to IBM Boca Raton office started placing orders for Intel's ICEseveral months before it was made public when the IBM sales representatives knew they won the IBM account tel's 8086 family defined the software standard. Intel planned an open-architecture personal computer, and In-8088 in their first personal computer in 1981. IBM year. The most notable win was IBM's decision to use the approach, and produced 2,500 design wins in the first The CRUSH campaign emphasized Intel's systems

tions list did not include personal computers, which later became the single largest application. systems to industrial automation. Ironically, the applicaof over 50 potential applications ranging from business tures through extensive field interviews, and created a list offer increased integration, internal memory manageeration began in 1978. The 80186 and 80286 were defour support chips. The 286 team developed product feability. The 80286 was designed to operate with as few as ment, and advanced software protection (security) capasigned to be upwardly compatible with the 8086, and to The project to develop the next microprocessor gen-

undertaken at Intel. The chip contained 130,000 transis-The 80286 was the most ambitious design effort ever

architecture remains Apple's standard.

'Motorola won the Apple computer account with the 68000). The 68000

of continuous computer operation. Several crises arose sign correctly reflects schematic design) took four days Design verification (a tool which checks that mask decomputer systems had to be used just to store the design. design tools were stretched to their limit. Four separate throughout the development period. tors (versus 29,000 for the 8086). Intel's computerized

The 286 logic design supervisor recalled:

it's really serious stuff. side the design team would roll on the floor laughing. They big as 340 mils on a side. That was so big that people out-At least once a year we went through a crisis that made us someone else's chip is too big, but when it happens to you, kind of enjoyed our misery. Chip designers love to hear that size crisis. At one point, it looked like the chip would be as wonder whether we would get there or not. One was the chip

design the tests. The chip was introduced in 1983, 18 oped. Intel had to develop computer tools in order to months later than originally planned. six months before the testing procedure could be develthe line. Production was ready to start making the 80286 erate with high enough speed. Gradually, all the bugs oping the methodology to test the chips as they came off were worked out, and only one hurdle remained: develfabricated in 1982 at Fab 3 in Livermore but did not opthree years to develop the first prototype. That device was The design team of 24 people worked feverishly for

tum. Dennis Carter, who worked on marketing the In the meantime, Motorola was gaining momen-

a lot of startups were using Motorola, and that was real cerned because we knew the 186 and 286 were on the hori-The 68(00) came out after the 8086 and it was having some scary, because that's one indication of where the future is but as a slight continuation of the 8086. It also seemed that world perceived the 286 not as a powerful monster machine, would flock to our door. But when we introduced it, the zon. We believed we would announce the 286, and everyone success in the marketplace, but we weren't particularly con-

1978, such as virtual memory addressing and multitaskengineers around the world. Rather than emphasizing had been included at the request of the marketplace in CRUSH in concept. CHECKMATE task force members ing. Carter recalled: performance specifications which Motorola could also gave a series of seminars 200 different times to 20,000 use to advantage, the seminar stressed features which Project CHECKMATE paralleled the earlier project

> we finished, it had turned around the other way. were three or four to one in favor of Motorola. By the time When we went into CHECKMATE, some market segments As a result, the design wins completely turned around.

Synergies Between EPROMS and Microprocessors

for each application. ROM chip, which had to be customized (at the factory) booming market for EPROMs. The original four-chip No one foresaw that microprocessors would create a design for the 4004 was general purpose except for the

revise the ROM-resident microprocessor programs the designer of a custom product could develop and substituted for the ROM and provided two advantages: shelf EPROMS. Ed Gelbach commented: the expense of a custom ROM could substitute off-thequickly, and smaller applications which could not afford Although it was developed separately, the EPROM

system overnight or every five minutes with EPROM. instead of buying fixed ROMs for it. You could change your It made sense to be able to reprogram the microprocessor

ing gate" process. Ron Smith, manager of Static/Logic cess, and retained a majority market share until the late Technology Development, said: 1970s. Competitors had trouble imitating Intel's "float-Intel had a competitive advantage in the EPROM pro-

the wafer fab, but in the packaging, testing, and reliability EPROM process has as much art as science in it, not only in of the blue, he might be able to prove it won't work. The If a device physicist were confronted with the EPROM out engineering

boom in EPROM sales for two years. All alone with the floating-gate process, Intel enjoyed a which was compatible with any microprocessor system. In 1977, Intel introduced the 16K EPROM, 2716,

ment responded by accelerating the introduction of the nese. The industry average selling prices for the 16K challenged by several competitors, including the Japa-EPROM dropped by 75 percent in 1980. Intel manage-Intel's virtual monopoly on the EPROM market was By 1981, the industry faced a cyclical downturn, and

was significant: "new process, new product, new plant, cided to retrofit the brand new Fab 6 at Chandler, Ari-Exhibit 5 for more detail on Intel facilities). The gamble alignment. Fab 6 had just come online and was idle (see zona, with a new photolithography technology: Stepper In the midst of a semiconductor recession, Intel de-

> the world in EPROM sales. By mid 1981, Fab 6 had provery aggressive yield goals, and Intel was again leading and new people." The 64K EPROM (2764) team met duced hundreds of thousands of 2764s, and output was doubling every quarter.

Technology Development

die size,8 but the capital equipment was an order of ogy Development Group to develop stepper alignment. its traditional philosophy of developing processes on equipment and the growing need for a new generation of aligners. Because of the trend towards more expensive magnitude more expensive than conventional projection Steppers allowed smaller feature definition and smaller tabrication lines. equipment for each generation of product, Intel modified The 2764 had been used by Intel's Santa Clara Technol-

purchase the same equipment pooled information on equipment options, and agreed to Aloha, Oregon. While development of each technology and SRAMs in Livermore, California;9 and DRAMs in EPROMs in Santa Clara, California; microprocessors technology development groups were in three cities: the groups geographically. By 1984, the three separate petition between the groups for scarce resources in the major process areas: EPROM, DRAM, and logic. Comopment into the three groups which represented the three standardization. Periodically, the groups got together. was independent, management insisted on equipment Santa Clara facility had led to the decision to separate From early on, Intel had divided its technology devel-

process families: did not necessarily parallel the market fortunes of the Gordon Moore commented that resource allocation

maintain commonality. Also, we are old semiconductor ment groups is centralized by Andy and me. We want to Allocation of resources to the different technology developtrue; they all did it simultaneously. the others follow. But for stepper technology this was not guys. Ideally, one of the groups starts a new technology and

uct responsibilities (see Exhibit 6). The Santa Clara group was responsible for the EPROM and EEPROM and distinctive competences which related to their prod-The three groups each developed a distinctive style

^{*}Smaller die size leads to higher yield and lower manufacturing costs. If die size is reduced by 25 percent, manufacturing costs are typically reduced by at least 25 percent.

[&]quot;The Livermore site was also a production facility in 1984

Fab area	Location	Year first opened	Original water size	Current wafer size	Technology development	Primary production focus
Ex Fab 1	Mountain View,	Purchased 1986	-	Closed		
Fab 1	CA	1977	ယ္	Ą	FPROM	Small number of concess
Fab 2	Santa Clara, CA	1971	4,	4.	10.5	Strain nomber of EPHOMS
Fah	Spots Clara CA	4075			140	Logic
1	Carried Clare, CA	13/3	دم	4,	Logic, SRAM	Logic and SRAM (was
Fah 4	i i i i i i i i i i i i i i i i i i i	1070				DRAM)
9	Elverniore, CA	6/61	4	4,	N _O	Microcontrollers and
Fab A	* C C C C C C C C C C C C C C C C C C C	1010				EPROM
n -	Aloria, On	6/61	4	4,	DRAM	Pilot and DRAM
900	Mona, OR	1980	4	4" and 6"	No	Logic, EPROM, Micro-
Fah 7*	Chandles A7		!			controllers
n :	Character, As	2061	o	σ	No.	EPROM only
1000	Albuquerque, NM	Scheduled 1985	ōį	တု	N _o	FPROM
Fab 9	Jerusalem, Israel	Scheduled 1986	6" plan		2	The second
Fab 10**	Rio Rancho, NM	Held at shell	-		ď	Onder construction
	The same of the same	, 1010 M. 01701				

*First 6" fab area in world. Original 5" facility used DRAMs for shakeout. 1981—82 recession delayed production and allowed installation of 6" equipment. Process transfer to 6" waters was unexpectedly difficult and took over one year.
"These fab areas could be loaded with facilities and equipment and started in about two years

Rio Rancho, NM

Held at shell

Location	Date started	Product focus	Operation
Penang, Malaysia	1972	Broad	Component assembly and took
Manila, Philippines	1974	Broad	Component assembly and test
Haifa, Israel	1974	Logic	Docion costo:
Barbados, West Indies	1977	Broad	Components assembly
Isukuba, Japan	1881	Logic	Design center
Las Piedras, Puerto Rico	1981	Systems, DRAMs	Systems assembly component to
Singapore	1984	Systems	Systems assembly component test

logic devices process used to create the floating gate. Similarly, the ical to EPROMs, for example, the double polysilicon products. They focused on the processing steps most crit-(electrically erasable programmable read-only memory) Livermore group concentrated on processes critical to

plicity of integrating design and testing with process (early high-volume manufacturing experience) and simdriver: large demand for the latest DRAM generation the logic group was developing a 1.5-µm process. Two development. key factors made DRAMs suitable as a technology DRAM group was developing a 1-µm process while company in linewidth reduction. For example, the The DRAM technology development group led the

from one area to another, but DRAMs still provided a limited the direct transferability of processing modules Process specialization in all three technology areas

> convenient vehicle for leading-edge process learning and the DRAM group was highly regarded. Ron Whit tier said:

technology-driven company. Sun Lin's group understands In 1984, the memory technology development group repreand executes process development better than any other group at Intel ment. People like Sun Lin Chou are a scarce resource in a sented Intel's best corporate resource for process develop-

from the others because of the relationship between design and process engineers: Dean Toombs described the DRAM group as different

and the process engineer. The design and the process are deture is. There is more of a connection between the designer cell and has to understand where every electron in the strucphysicist than other designers. He focuses on the memory The DRAM designer is a specialist and more a device

EXHIBIT 6 Technology Development Groups

	DRAM	EPROM	Logic/SRAM
Location	Aloha, OR	Santa Clara, CA	Еметтоге. СА
Product focus	Moderate, undertakes some basic research	Strong, little basic research; EPROM and EEPROM development.	Strong
Process/design interface	Design engineers highly specialized in DRAMs with device physics focus. Process and design development are highly interactive and in parallel.	Process and design less tightly coupled.	Process and design loosely coupled. Design engineers locus on circuit design. Process engineers focus on shrinking linewidth technologies.
Key distinctive technical competence	Thin delectrics and pushing photolithrography limits. Tend to lead Intel in geometry reduction. DRAMS are seen as technology driver. Currently the only group with a 1-micron technology	Problems specific to EPROM and EEPROM. Expertise in developing polysilicon and passivation processes. Also focused on pushing technology to 1 micron.	Processes to shrink existing products and increase yields. Currently developing new process for 386 microprocessor. Developing expertise in double layer metalization.
Number of personnel	120	120	120
1985 budget allocation*	\$65 million	\$65 million	\$65 million
Other comments	DRAM technology development group considered by many to be the most competent group Major effort in 1-meg DRAM development. Facility has low turnover.	Relatively high turnover to competing companies in Silicon Valley. Has successfully maintained Intel lead in EPROM technology.	Technology development takes place in facility used for production of logic products. Major project in developing 386 process.

*Case writer's estimate

cess is critical, but not as interactive with the design. cerned with the details of a transistor's operation. The proveloped together. In contrast, a logic designer is not as con-

duced its 32-bit offering. NEC's proprietary design effort

Intel's microprocessor line as a second source. (1) was particularly interesting since NEC also supported products, and National Semiconductor had already intro-

Intel Product Line and Situation in Late 1984

Fujitsu, and Zilog, were developing proprietary 32-bit that 10 companies, including NEC, Hitachi, Mitsubishi, vices. The only serious 16-bit architectural competitor chased microprocessors either from Intel or from one of 80286 were tremendously successful. In addition to the company offered over 70 peripheral chips which worked was Motorola,10 although Electronic News had reported its licensed second sources such as Advanced Micro Debusiness with customers such as Compaq, who pur-IBM PC business, Intel had locked up the IBM PC clone in tandem with its microprocessor lines. The 80186 and dominant source of Intel's revenue (see Exhibit 7). The processors, microcontrollers, and peripherals) were the By the end of 1984, logic products (including micro-

to several thousand dollars per chip. products in the 4-, 8-, and 16-bit market segments, which a commodity status. The microcontroller business had technology with logic was an effort to lift EPROMs from EPROM) to provide a self-sufficient, one-chip computer which integrated logic and memory (both SRAM and plex satellites and had prices ranging from one thousand were used to control everything from house fans to com-One Intel manager suggested that integration of EPROM Intel had also developed a line of microcontrollers

cessor to the 286, the 32-bit 80386TM microprocessor.¹² According to one Intel manager, "Once again, Intel was Scheduled for introduction in late 1985 was the suc-


architecture "Motorola's 68000 has a 16-bit bus but actually uses a 32-bit internal

Instead. Fujitsu indicated its development efforts were still centered on ³¹ Electronic News. February [8, 1985. The article also reports that Fu-jitsu did not confirm rumors that it had a proprietary 32-bit design.

second source agreements with Intel.

12 386 is a trademark of the Intel Corporation

EXHIBIT 7 Composition of Revenues



Source: Dataquest.

already in the marketplace winning designs, locking cusdeveloped a strong 32-bit product, the 68020,13 and was design capability in the world. However, Motorola had smoothly. In 1984, Intel believed it had the best chip stmutation tools which made the design task run more tomers into its architecture. Intel had invested heavily in computerized design and transistors, the 386 was even more complex than the 286 betting the company on a new product." With 270,000

SRAM process at Livermore under the direction of Ron Smith. Ron Smith explained: 386TM process was taking place in parallel with a new metalization, and plasma etching. Development of the first microprocessor to use stepper alignment; double DRAM had both used versions of CMOS). It was also the process (the 80C51 microcontroller and the 51C64 ucts made with the new complementary MOS (CMOS) The 80386 was scheduled to be one of the first prod-

opment. The SRAM is an indispensable tool in developing to lead the company in scaling. We saw the SRAMs not only Our group was called the Static Logic Technology Develas a product line but as a vehicle for microprocessor devel provements14 for the logic and SRAM lines. SRAMs were opment Group and our charter was to develop sculing im-

> new technology. why Intel traditionally uses memory products to develop a memory components, because they are easier to test. That's any new process. It is much easier to debug a process using

microprocessor both demanded a six-transistor CMOS By contrast, the high-speed SRAM and the new 803861M demanded a new four-transistor cell design and process. storage capacity).15 The high-volume SRAM segment SRAM segment, which demanded higher density (more SRAM segment, it did not participate in the largest had a good position in the low-volume, high-speed SRAMs and microprocessors differed. Although Intel tinet processes, since the performance requirements for In 1984, the Livermore group was developing two dis-

group difficulty. Smith described the environment as it polysilicon resistor technology which was giving Smith's had evolved in mid-1985: The high-volume SRAM process required a complex

could focus our attention on the 386 development. Basigo with a six-transistor CMOS SRAM product so that we Eventually, we decided to drop the poly resistor process and cally, we sacrificed the high-volume SRAM for the 3861M

layer metal. Lots of the 286 area was taken up with the routable to tell how much area we saved by going to a doublecompare the mask design for the 286 with the 386, you'll be stepper alignment, chemical etching, and diffusion. If you team had about 60 people: specialists in plasma etching. and implementing the CMOS process. The 386fM process at the same time reducing line widths to 1.5µm (from 2µm) we had to come up with a double metalization process while only six people. When it came time to develop the 386tm, ment, compare it to the 286. The 286 team really comprised To get an idea of the complexity of the 3861M develop-

the loss of a competitive SRAM product. technology development which may have contributed to Gordon Moore described a linkage between market and

had a strong position in high-speed SRAMs, but we gave it ceived less attention for that reason than I wish they had. We So, it is important to have volume in a product line to get up without really making a conscious decision. high-quality designers on board. For instance, SRAMs re-Product designers want to see their product in high volume

same 30 percent of revenue that MSO had represented in with the company and by the end of 1984 represented the The systems business at Intel had continued to grow

ing products without expensive redesign. The reduced chip size led to Scaling improvements allowed Intel to reduce the chip size of exist-

Introduced in sample quantities in September 1984

reduced manufacturing costs.

prised development products aimed at microprocessor and microcontroller users, Intel also had vertically intetions at several levels of integration. board computers so that it could offer its customers opgrated into software development systems and single-1973. While a great deal of the systems business com-

Manufacturing and Process Fungibility

which facility produced it." was pictured in a snapshot at his desk with a foot-long as it expanded its manufacturing base. In 1973, Grove plants, Intel took great pains to standardize each facility While tolerating some process proliferation within Each Intel chip would "look and taste the same no matter ald's Golden Arches logo with "McIntel" substituted mock chip package. On its side was printed the McDon-

at Fab 3 in Livermore, California, by a team of three (see Exhibit 8). to use 6-inch wafers at Fab 7, Rio Rancho, New Mexico 82 recession, Intel was the first semiconductor company people. The team leader then supervised the start-up of a process for 4-inch-diameter wafers was first developed ferred the technology to its other facilities. For example, Intel developed a process on one line and then transwaters. In 1983, after delaying start-up due to the 1981-Fab 5 in Aloha, Oregon, which was dedicated to 4-inch As larger-diameter silicon wafers became available,

to construct. The first overseas (ab area had just opened \$150 million and \$200 million and took about two years the 1970s. A new fab area fully equipped cost between States, all within a two-hour flight of headquarters in mented in retrospect on the decision to locate in Israel and general manager of the Components Group, comin Jerusalem, Israel. Jack Carsten, senior vice president dards, the cost of a fab area had risen dramatically since Santa Clara. Due to more stringent manufacturing stan-By 1984, Intel had seven fab areas in the United

I supported the idea of building a fab area in Japan. I had ac-Around the time we were deciding to put up a fab in Israel. the expertise of Japanese DRAM technology development put us into the pipeline of Japanese equipment vendors, and but the Israel plant had tremendous government subsidies have provided some insulation from currency fluctuations. cate its first overseas fab area in Japan. That plant would tually obtained leases on Japanese soil so that Intel could loport. This is what Texas Instruments did, because they had silicon makers, mask makers, and the infrastructural suplinked us into the Zaibatsu network. We could have tapped and a good labor market. A Japanese plant would have also

> it certainly can't offer currency hedging against the Japanese yen Jerusalem, largely because of the subsidies. This is not to a commitment to local manufacturing. Eventually, we chose say that the Israel facility is bad. It is a fine facility, but

or less dedicated to a particular process family (DRAM increased CMOS. Each production facility was more devoted to MOS devices. Within MOS, the majority of chine for line balancing. Gordon Moore commented on and some processes required more of a particular ma-While the equipment within any fab area was similar, difaccommodate particular product performance needs some process sequences were sometimes customized to factured more than one family. Within each family, Logic, or EPROM), although some facilities manuprocessing was NMOS, but there was a trend towards the proliferation of process technologies: ferent fab areas had different generations of equipment, Nearly all (97 percent) manufacturing capacity was

Over time, there has been a tendency to get more and more clean out somewhere to do other things we abdicated share in microcontrollers because we had to businesses. But the customers didn't like that. For instance, In the past, we solved the problem by brutally getting out of processes, and that complicates manufacturing allocations.

pacity constrained sales, Intel division managers would products, there was some fungibility between products cess as being one that maximized margin per manufacget together monthly to decide how to load the factories. and facilities. In times when demand was strong and ca-The chief financial officer, Bob Reed, described the pro-While each facility could not produce every family of

pacity. Since fabrication is the constraining resource, fabriof tight capacity -- it takes long lead times to increase cafront end of the process) is usually the bottleneck in times test can be ramped up in the short term. Fabrication (the factor — you can ramp it up as fast as you need to. Similarly, assembly, and test. Assembly is usually not a constraining Basically, there are three main process areas: fabrication. cation is the key variable for assigning cost to products.

to arrive at a total cost per good part. The sales price per part on starting wafer) is applied as a divisor to the process cost (number of good die at final test versus total number of die manufacturing activity. For each product, the overall yield turing costs are then allocated to products on the basis of on the number of steps it requires. Total company manutacassigned a total amount of manufacturing activity based Each process sequence (EPROM, Logic, or DRAM) is

[&]quot;Intel's overall SRAM position had diminished significantly over the years as Japanese manufacturers gained market share.

469

Product	Process	Raw wafer cost	ber of	Num- ber of activi- ties	Cost per activity	Line yield	Cost per wafer	Die per 6" wafer	Wafer sort yield	Total cost per die	Package/ test cost per die	Yield at test	Total cost per chip	Aver- age selling price	Contri- bution margin per chip
64K DRAM	NMOS DRAM	60	8	30	72.00	90%	2.467	1900	90%	1.44	0.45	90%	2.103		
64K DRAM	CMOS DRAM	100	10	38	72.00	84%	3,376	1806	85%	2.20	0.45			2.05	- 2%
256K DRAM	CMOS DRAM	100	10	38	72.00	83%	3,417	922	60%		-	90%	2.944	3.08	4%
64K EPROM	NMOS EPROM	60	12	48						6.18	0.65	90%	7.585	16.27	53%
256K EPROM					72.00	79%	4,451	1582	75%	3.75	2.65	90%	7.112	8.15	13°c
	NMOS EPROM	60	12	48	72.00	78%	4.508	756	60%	9.94	2.45	90%	13.764	21.00	34°
80286	LOGIC	60	10	40	72.00	90%	3,267	172	70%	27.13	2.00	85%	34.273		
80386 (samples)	1.5 µm LOGIC	100	13	50	72.00	90%	4,111	131	30%	104.61				250.00	86%
							7,111	131	JU76	104.61	15.00	85%	140.716	900.00	84%

Raw wafer cost: raw wafer cost differs depending on whether or not process is CMOS.

Number of mask layers: Refers to the number of times the wafer goes through the photolithography step.

Number of activities: Basic unit of manufacturing for cost accounting purposes. Refers to the number of times the wafer is physically altered in the process. Cost per activity. An average of worldwide manufacturing costs, including depreciation, materials, labor, and other facilities costs.

Line yield: Ratio of wafers started to wafers completed.

Die per 6" wafer. Number of devices on a 6" wafer (function of die size)

Wafer sort yield: Number of good die divided by total die after all processing is completed and before wafer is sawed and devices are packaged.

Total cost per die: Cost per wafer divided by number of good die per wafer at wafer sort test.

Packages/test cost: Cost of packaging and testing one device.

Yield at test: Number of devices entering packaging divided by number of devices which pass final test.

Total cost per chip: Total cost per die plus packaging and testing costs all divided by yield at test.

tivity (see Exhibit 8). is then used to calculate margin per part, and margin per ac-

compelling story about the DRAM business. The differhighest margin products could be an order of magnitude. ence between margin/activity for DRAMs and for the for plant allocation was a very good one: nents Division from 1975 until 1983, felt that the system Ron Whittier, general manager of the Memory Compo-According to Reed, sometimes the numbers told a

tributors as buffers. In times when DRAM production was market position. Basically, we used our independent disto the highest bidder within the company. At Intel, a mini Some companies really went too far by selling capacity pressured by other products, we tapered sales to indepenhow much we needed to produce to maintain our long term mum production allocation would be assigned based on dent distributors while maintaining sales to large account

counted for more than 20 to 30 percent of Intel's DRAM business, they could not really account for the leveling in Intel's DRAM sales (see Exhibit 4). Grove commented that since the distributors never ac-

margin products were bumped by DRAMs. bolic check equal to the margin foregone whenever highof DRAMs as a "low ROI, high beta" product line tal capacity was decreased. The finance group thought easily be entirely displaced by other products unless tobeen the single largest product line and thus could not Bob Reed insisted that the DRAM manager sign a sym-Whittier also noted that DRAMs had at one time

products: DRAM even though it looked less profitable than other Ed Gelbach explained why Intel had stayed with the

I was in favor of keeping DRAMs from a marketing stratcustomers high and dry. egy standpoint. A full-line supplier has a basic advantage in known to drop unprofitable products, sometimes leaving more subtle reason boils down to reputation. Intel had been ity product since it is generally purchased in high volume. A est-dollar-volume vendor, it also pays to offer the commod-Since customers often pay particular attention to their high suppliers, it helps to be able to offer a comparable line any sales situation. When you're competing with full-line

stay in it on the face of our arguments our technology driver. Andy (Grove) kept quiet on the suband Gordon [Moore] would support them because they were come up. I would support them from a market perspective, ject. Even though it wasn't profitable, the board agreed to In board meetings, the question of DRAMs would often

to enter into another in a series of cyclical down turns week without additional compensation to accelerate ployees were asked to work an additional 10 hours per "125 percent solution." In that program all salaried em-1981-82 recession Andy Grove had instituted the While Intel did not have a no-layoff policy, during the companies not to cut back its production workforce. year to worldwide capacity. decrease in chip size, etc.) added another 30 percent per added, and the learning curve effect (increase in yields worldwide semiconductor fabrication capacity had been and softening demand. Since 1980, a large amount of the cyclical recessions was a classic case of oversupply which seemed to occur every five years. The cause of In the previous recession, Intel had been one of a tew In 1985, the semiconductor industry was expected

trollers, and microprocessors and was Intel's only serious competitive with Intel's, including DRAMs, microconand supply houses such as Motorola, National Semiconhibit 9). The first were other U.S. full-line digital design pay cut in addition to the 125 percent solution to be longer than expected, Intel instituted a 10 percent product introductions. When the 1980 recession proved facturer in the 1980s. It offered a full line of products diversified seniiconductor and electronic systems manuthe transition from a tube manufacturer in the 1950s to a ductor, and Texas Instruments (TI). Motorola had made Intel had several groups of competitors (see Ex-

cess technology as opposed to design. That group was ularly Japanese. Japanese competitors included Hitachi factured under license from Intel and others. of component products, a significant portion was manurepresented by AMD. While AMD produced a full line The third group included foreign competition, partic-The second category of competitor focused on pro-

ricating DRAMs.

product line, including a facility in Japan which was fabrenowned for its microprocessors, also had a complete challenger in microprocessor architecture. 11, while not

ENVIRONMENTAL FORCES

Bob Reed realized the entire U.S. semiconductor indus-

try was in trouble even during the boom year of 1984

couldn't provide its investors with an adequate return when Even though ROS for the industry was relatively high observer could see that the U.S. industry as configured a new plant cost \$150 million and took at least two years to in 1984, asset turns were decreasing and ROA was low The business had become too capital intensive. An astute

build. Intel was virtually alone with a respectable ROE

ON THREE
ORGANIZATIONAL CONTEXT

471

SECT

Intel and other companies often had to consider the prob-

In this highly competitive environment, managers at

FY 1984 (in millions of dollars)	intel	National Semi- conductor	Texas Instruments	Advanced Micro Devices	Motorola	Hitachi	Toshiba	NEC	Fujitsu
Semiconductor sales	\$1,201	\$1,213	\$2,484	\$ 515	\$2,319	\$2,051	\$1.516		
Total sales	1,629	1,655	5.741	583	5,534	18,528	11,003	\$2,251	\$1,190
COGS	883	1,146	4,190	276	3,206	13,632	8.182	7,476	5,401
R&D	180	158	367	101	411	898	597	5,117	3,346
SG&A	315	247	491	108	1,064	3.367	2,758	391	(incl.)
Other	(48)	1	168	700	387	3.307		1,443	1,453
Profit	299	103	525	98	466	631	(1,106)	673	335
Profit after tax	198	64	316	71	387	709	572	367	523
Depreciation	113	115	422	43	353	709	250	189	297
Capital expenditure	388	278	705	129	783		627		374
Total assets	2,029	1,156	3,423	512	4,194	7.007	1,192	883	747
LT debt	146	24	380	27	531	7,997			5,699
Total equity	1,360	619	1,540	278	2,278	1,379 6,118	1,830 2,191	1,524 1,728	915
Semiconductor market share in 1984	Bipolar Digital	EPROM	DRAM and SRAM	MOS Micro- component	MOS logic	Linear	Discrete	Opto- electronic	1,935 Total (in millions)
AMD	5.4%	10.5%	0.5%	1.8%	0.1%	0.40		0.000.000	
Fairchild	8.6%		0.1%	0.5%	0.1%	0.4%			\$515
Fujitsu	6.4%	11.1%	7.8%	3.7%	3.0%	2.9%	1.3%	0.3%	665
Hitachi	4.7%	17.4%	15.1%	3.7%	2.2%	0.8%	0.8%	4.3%	1,190
Intel	0.7%	16.0%	3.4%	23.0%	1.2%	3.7%	8.6%	4.3%	2.051
					1.270				1,201
Mitsubishi	2.6%	13.3%	4.0%	4 80/-	0.49/				
	2.6%	13.3%	4.0%	4.8%	0.4%	2.1%	3.7%	1.1%	964
Mitsubishi Mostek Motorola			7.1%	1.7%	1.8%				467
Mostek Motorola	9.5%	1.1%	7.1% 6.1%	1.7% 9.0%	1.8% 10.4%	5.5%	12.2%	1.6%	467 2,319
Mostek	9.5% 6.1%	1.1% 4.2%	7.1% 6.1% 1.1%	1.7% 9.0% 3.6%	1.8% 10.4% 5.9%	5.5% 8.9%	12.2% 0.9%	1.6% 1.2%	467 2,319 1,213
Mostek Motorola National	9.5% 6.1% 2.6%	1.1%	7.1% 6.1% 1.1% 13.0%	1.7% 9.0% 3.6% 12.7%	1.8% 10.4% 5.9% 8.3%	5.5% 8.9% 5.9%	12.2% 0.9% 7.6%	1.6% 1.2% 2.8%	467 2,319 1,213 2,251
Mostek Motorola National NEC	9.5% 6.1% 2.6% 12.3%	1.1% 4.2% 5.8%	7.1% 6.1% 1.1% 13.0% 0.7%	1.7% 9.0% 3.6% 12.7% 3.2%	1.8% 10.4% 5.9% 8.3% 3.7%	5.5% 8.9% 5.9% 4.8%	12.2% 0.9% 7.6% 4.4%	1.6% 1.2% 2.8% 1.5%	467 2,319 1,213 2,251 1,325
Mostek Motorola National NEC Philips	9.5% 6.1% 2.6% 12.3% 22.5%	1.1% 4.2% 5.8% 10.5%	7.1% 6.1% 1.1% 13.0% 0.7% 10.8%	1.7% 9.0% 3.6% 12.7% 3.2% 3.6%	1.8% 10.4% 5.9% 8.3% 3.7% 2.9%	5.5% 8.9% 5.9% 4.8% 8.4%	12.2% 0.9% 7.6% 4.4% 1.2%	1.6% 1.2% 2.8% 1.5% 4.1%	467 2,319 1,213 2,251
Mostek Motorola National NEC Philips Ti	9.5% 6.1% 2.6% 12.3%	1.1% 4.2% 5.8%	7.1% 6.1% 1.1% 13.0% 0.7%	1.7% 9.0% 3.6% 12.7% 3.2%	1.8% 10.4% 5.9% 8.3% 3.7%	5.5% 8.9% 5.9% 4.8%	12.2% 0.9% 7.6% 4.4%	1.6% 1.2% 2.8% 1.5%	467 2,319 1,213 2,251 1,325

Key:

MOS microcomponent: microprocessors, peripherals, and microcontrollers.

MOS logic: gate arrays, custom logic, and application-specific ICs.

Linear: operational amplifiers, comperators, and other analog devices.

Discrete: single transistors, diodes, and thynstors.

Optoelectronic: LEDs, semiconductor lasers, and solar cells.

Source: Dataquest and annual reports.

trated primarily on DRAM and SRAM products, almarket and served as second sources to U.S. microthough each also had a significant share of the EPROM manufacturers of dumping DRAMs at prices below cost ond-source agreements for its microprocessor line with processor and microcontroller suppliers. Intel had sec-Several U.S. DRAM makers had accused Japanese

minimum and, according to Gordon Moore, could be

seen as diluting the U.S. industry's ability to compete

Spin-offs were sometimes accused of taking technology

capital help. Their departure would stall research at a

left Intel to form their own companies with venture lem of spin-off companies. Key engineers had sometimes

throughout the early 1980s

ducers by as much as 40%. 10 semiconductor companies exceeded those of U.S. proexceeded U.S. investment. Production yields of Japanese by 1983, Japanese total investment in semiconductors of 22 percent of sales in new plant and equipment while years between 1980 and 1984, U.S. firms invested a total direction of MITI had targeted semiconductors as a stra-Japanese firms invested 40 percent. The result was that tegic industry and were investing for the long term. In the Industry observers saw that Japanese firms under the

don't quit until you win."17 its U.S. EPROM distributors. The memo said: "Quote 10% below their price; if they requote, go 10% again, June 1984 which reported on a memo sent by Hitachi to Japanese. The Wall Street Journal published a story in DRAMs were not the only product under stege by the

nected from the rest of the circuit at exactly the same panies for some time and had sued NEC in 1982 when standing its design. dence that NEC copied the chip without even underplace where he had disconnected them in a late revimicroprocessor had two transistors which were disconhad been copied when he discovered that NEC's 16-bit it alleged NEC copied its 8086 product without license. sion of the Intel mask set.18 This was considered evi-Peter Stoll, an 8086 designer at Intel, realized his chip Intel had been wary of Japanese semiconductor com-

ity to protect its intellectual property: Bob Reed emphasized the importance of Intel's abil-

got to protect that with vigilance. We have a strict policy of tellectual property — design or process. pursuing anyone or any company that appropriates our in-If our primary value added is in our design capability, we've Fujitsu, NEC, Toshiba, and others. They had concen-

with them."

to process innovations, and work was continuing on the 64K generation. DRAMs traditionally led the company Intel's 5-volt 16K DRAM was still a market success due difficulties had come with the 64K generation. In 1980 share in DRAMs (see Exhibits 4 and 9). The first real By the end of 1984, Intel had lost significant market **Loss of Leadership Position DRAM SITUATION IN 1984** was no exception. in new technology development, and the 64K DRAM

culated that given current defect levels in manufacturing. enced in fabrication, the projected yield on the 64K ber of defects per square centimeter normally experithe chip level. boost yield, the group decided to build in redundancy at DRAM would be too low to be acceptable. In order to the required die size would be too big. Based on the numhad to be increased significantly. The DRAM group calmemory cell size was reduced, but the actual die size still Ron Whittier said that to make the 64K version, the

Whittier described the redundancy technology

Essentially, you have a row-and-column addressing system could be addressed by the tester machinery. When a bad elmemory elements so that in the event of a process-induced on a memory chip. The periphery of the chip contains logic physical switch, or "fuse," built in to each column which defect, the auxiliary column could be activated. There was a DRAM. In the 64K version, Intel added an extra column of and refresh circuitry necessary to control and update the

column and kicking in the auxiliary column. In this fashion, switch and would blow a "fuse," inactivating the defective ement was detected, current would be passed through the

ing Places, 1988, p. 46. 50-60 percent, the best Japanese were getting 80-90 percent," Trad-16 Clyde Prestowitz, "While the best U.S. companies obtained yields of

¹¹ The Wall Street Journal, June 5, 1985 ¹⁸Clyde Prestowitz, Trading Places, 1988, p. 48.

a defective memory chip could be "reprogrammed" before shipment, and overall yield could be improved.

Dean Toombs, general manager of the memory components division after 1983, had worked on DRAMs at Texas Instruments (TI) before coming to Intel. Toombs said the discussion on redundancy was industrywide. At TI, engineers had concluded that at the 64K generation redundancy would not be economical and had deferred the discussion until the next generation. For the 64K generation, TI ultimately chose to focus on reducing the defect level in manufacturing.

Intel's redundancy program started out successfully. Two 64K DRAM projects were carried out in tandem, one nonredundant and the other redundant. Prior to production commitment, the redundant design was a clear winner, with yields over twice that of the nonredundant design.

Success quickly turned to failure as a subtle but fatal defect in the redundant technology showed up late in development. The fuse technology was less than perfect. The polysilicon fuse would blow during testing as designed, but a mysterious regrowth phenomenon was detected during accelerated aging tests. Sun Lin Chou commented:

The failing-fuse problem was simply a case of not having done enough engineering early on. We just didn't fully characterize the process technology and the fusing mechanism.

The result was that the switch eliminating the defective column of memory cells was not permanent. In some cases, the device would revert to its original configuration after being in the field for some time—meaning the defective cell would again become a part of the memory. Errors would occur in which the device alternated randomly between the two states, meaning that at any given time the location of data stored in the memory became uncertain. In either case, the failures were not acceptable, and Intel could not develop a quick fix.

In the meantime, Japanese competitors were throwing capacity at 64K DRAMs and improving the underlying defect density problem which Intel's redundancy program had meant to address. Between July 1981 and August 1982, Japanese capacity for 64K DRAM production increased from 9 million to 66 million devices per year.²⁰ Whittier took a one-week trip to see Intel sales

engineers²¹ and explain that Intel's 64K DRAM would be late:

The sales force was very disappointed in the company's performance. Any sales force wants a commodity line. It's an easy sell and sometimes it's a big sell. That trip was perhaps the most difficult time in my whole career. When I announced we would be late with the product, the implication was that Intel would not be a factor in the 64K generation.

While the development team eventually fixed the fuse problem and was the first to introduce a redundant 64K DRAM, the 2164, its introduction was too late to achieve significant market penetration.

Attempts to Regain Leadership Position

Having assessed that they were behind in the 64K DRAM product generation, the DRAM group took another gamble. The development effort was shifted from NMOS to CMOS. The advantage of CMOS circuitry was lower power consumption and faster access time. Intel defined a set of targeted applications for the CMOS DRAM technology.²² Whittier's strategy was to introduce the CMOS 64K and 256K DRAMs in 1984. The notion was that by creating a niche market with premium pricing. Intel could maintain a presence in the DRAM market while accelerating forward into a leadership position at the 1-meg generation.

Dean Toombs said that by the time he took over the Memory Components Division in 1983, things were 'clicking along.' Demand was in an upswing, and Intel seemed to have a technology strategy which could lead to dominance in the 1-meg DRAM market. Many of the 2164 sales in 1983 went to IBM, and in addition Intel sold IBM the 2164 production and design technology. Toombs recalled that in late 1983 and early 1984, the silicon cycle was on an upswing and memory product demand was at an all-time high. The memory components division's bookings exceeded its billings.

During the boom of late 1983 and early 1984, all of Intel's factories were running at capacity. Allocation of production capacity between products was necessary. The question facing the memory components division was how to effect the transition from NMOS to CMOS.

Toombs said the "hard decision" was made to completely phase out the NMOS line. All DRAM fabrication was consolidated in Oregon's Fab 5. Toombs suggested that the decision to "go CMOS" was consistent with Intel's general philosophy: to exploit new technology and create a lead against competitors based on proprietary knowledge.

The development of the CMOS 64K and 256K DRAMS took place in a facility adjacent to the Oregon production facility. While the development was not on the production line, there was a fairly smooth transition into manufacturing. The CMOS technology was more complex, requiring 11 to 12 masking steps versus 8 to 9 steps for NMOS. This resulted in a higher manufacturing cost for the CMOS process (see Exhibit 8).

The CMOS DRAM products were introduced in 1984 and priced at about one and a half to two times the prevailing NMOS price. Intel management developed a niche strategy; differentiate the product from other offerings and sell it on features. In addition to the CMOS feature, Intel offered an alternative memory organization which provided performance advantages in some applications. Intel sampled the products broadly to many customers and made many design wins, particularly in situations where other DRAMs had inadequate performance. The 256K chip was well-designed and executed. Sun Lin Chou commented:

The 256K CMOS DRAM was the first DRAM product which did not have to go through some sort of design or process revision before or after going to market. With this product, we left we were regaining our lead in DRAM technology after three generations.

The CMOS DRAMs started as a winning product family. Unfortunately, the market softened as 1984 went along. The price of NMOS DRAMs fell by 40 percent in one three-month period from May to August 1984. In the scramble and upheaval of the semiconductor market. Toombs said that Intel's differentiation message got lost. All suppliers were pushing products into the market, and Intel's superior product specifications seemed like just another ploy to get volume.

By late 1984, Intel's ability to make profits and, more importantly, to project future profits in DRAMs was limited. Said Toombs: "In a commodity marketplace, your staying power is a function of the size of your manufacturing base." According to Toombs, by late 1984, Intel was down to less than 4 percent of the 256K DRAM market and had lost its position entirely in 64K DRAMs.

On the other hand, the technical strategy seemed to work, since the first prototype of the 1-meg DRAM was expected in March 1985. However, as Sun Lin Chou indicated, Intel's technology strategy for the 1-meg DRAM had been different from that of previous generations:

Our advanced capability in thin dielectric has allowed us to focus on reducing the minimum feature size to one micron instead of changing the entire cell design. Some memory leaders have chosen to scrap the traditional capacitor design, and are trying to move to a smaller "trench" capacitor which requires an entirely new generation of equipment and processing. While they are still at 1.2 to 1.5 microns, we've pushed the photolithography technology further. We pushed the photolithography technology further. We pushed the photolithography technology further was have to go to the trench capacitor in the next generation [4] megabit[1], but by then we will be able to take advantage of their learning.

Toombs believed that the DRAM technology development group had provided Intel with a unique product capability:

The 1-meg DRAM will be a technically outstanding product, at least one and a half to two years shead of any competition in application of CMOS. But the handwriting is on the wall. In order to make the DRAM business go, major capital investment is required and the payback just isn't there. The issue for 1985 is how to survive.

lack Carsten believed it was critical for Intel to stay in the DRAM business. But in case the company was no longer willing to dedicate facilities to DRAMs, he felt a technology transfer deal should be made with a Korean chip manufacturer:

The play I am proposing is to stop manufacture of the DRAMS, and to form an alliance with a large Korean company who has state-of-the-art capacity installed. We now have a functional 1-meg DRAM. Basically, Intel could support the business through an R&D alliance and be the technology.

To be fair, you have to realize that the Koreans have state-of-the-art equipment, but are not yet expert at using it. In order to make the technology transfer work, we would have to transfer 20 or so of our crack engineers to teach the Koreans how to make the 1-meg DRAM. Apart

²⁰Clyde Prestowitz, Trading Places, 1988, p. 44

Intel sales engineers sold Intel's entire product line but were supported by applications engineers in a ratio of one engineer to every two sales representatives.

One such application was become

²²One such application was laptop computers, which place a premium on low-power consumption chips.

¹⁸Note: In February 1985, Intel was to enter into an agreement with a Korean firm to transfer technology for two Intel parts. The technology had been developed at Intel to introduce the SIMS microsontoller (same generation as the SIMS microprocessor) and the 2764 EPROM (see Exhibit 3 for timeline). While those processes required 3- to 4-micron geometries. The Korean company had annual semiconductor sales of about 510 million in 1984.

from the technology risk, there is the risk that we would creafe a new competitor. History is rife with examples of how technology transfers have backfired, and we've certainly been burned before. But, maybe there's some truth to the logic that the enemy of your enemy is your friend.

OPTIONS FOR DRAM

Grove could see several distinct options for the DRAM business: (1) drop it all together. (2) stay in the business as a niche player. (3) license the technology to another company, or (4) invest in DRAM capability at the 1-meg level and commit to a low-margin business.

As he reflected on the situation, he thought about how Intel had arrived at its current position:

At the 16K level, we were leading in both EPROM and DRAM products, but capacity was tight. We reduced our commitment to DRAMs in what was, in effect, a capital appropriations decision. Margins and customer dependence were both important in causing us to shift our focus to EPROMs.

Then came the Jackluster 64K design. We stumbled and it was a burning embarrassment. Our market position was at 2 to 3 percent. You just can't win like that.

Gordon [Moore] is probably right when he says the only difference between DRAMs and EPROMs is that EPROMs never missed a turn. If you miss a turn, the game is over. The bright side is that we might have lost a lot more if our 64K generation had been a success. Texas Instruments

is probably losing more than five times what we are.

We have been trying to find a clever way to stay in this
business without betting everything we have, but maybe

The key question is, Should we really commit to being a leader? Can we be? What is the cost if we try? What is the cost if we don't?

TECHNICAL APPENDIX

Access: In this context, refers to the circuitry which allows the DRAM user to read and write to specific locations of memory. Access time is a critical performance feature of DRAMs and refers to the amount of time it takes to read or write a bit of memory. Often DRAMs offer two different access modes, one that is bit by bit and one that writes or reads large amounts of data. The bit-by-bit rate is typically slower.

Bipolar: Refers to a generic type of transistor and to the family of processes used to make it. The bipolar transistor consumes more power than the MOS transistor but can be made to switch faster. Excessive power consump-

tion limits the density of bipolar products. The bipolar process is a relatively complex semiconductor process, **Bus:** Refers to the communication backbone of the microprocessor. An 8-bit bus can transfer 8 bits of data at a time between the microprocessor and the outside world (memory or other peripherals). The 8-bit-bus version of the 8086 actually has a 16-bit internal bus. Each cycle within the chip can handle two cycles of data input.

charge a capacitor can store. (See trench etched capacitor for more information.) area and the thickness of the insulating film. The thinner charge for a limited period of time, and the presence of the insulator and the larger the surface area, the more The ability of the capacitor to store charge is related to its the charge indicates a bit (binary digit) of information. induced on the opposite surface. The capacitor holds the placed on one surface of a capacitor, a negative charge is information storage device. When a positive charge is layer. In the context of DRAMs, the capacitor acts as an ing layer (silicon dioxide) and then a polysilicon layer is cuit the silicon substrate (wafer) acts as the first metallike rated by a thin insulating film. In a typical integrated cirdeposited over the oxide to form the second metallike layer. The silicon surface is oxidized to form the insulatpacitors) which consists of two metallike layers sepa-Capacitor: A circuit element (transistors, resistors, ca-

Chip: Refers to the actual integrated circuit which is cut from the wafer after fabrication. Typical chips are 100—400 mils on a side and can contain several hundred thousand transistors. The chip is put into a package where microscopic wires are attached to the die and brought out of the package in larger pins which can be soldered into a printed circuit board.

Class 10 production facility: Semiconductor fabrication plants are perhaps the cleanest areas ever created. Airhorne particulates such as dandruff, pollen, and other forms of dust are a major source of semiconductor manufacturing yield problems. One particle of dust settled on a silicon wafer is enough to ruin an entire chip. The class number of a facility refers to the amount of particulate in the air. Class X means that I cubic foot of air on average will contain X or fewer particles. A class 10 fabrication facility is designed with advanced air-filtering designed to eliminate turbulence. Operators wear specialized clothing and enter clean rooms only through air showers which remove contamination. To give a sense of the cleanliness, a typical hospital operating room is between class 1,000 and 10,000.

Complementary MOS (CMOS): Refers to a semiconductor process which can produce a specific configura-

tion of transistors which include both NMOS and PMOS devices. A group of six transistors fabricated in CMOS forms the fundamental building block for Intel's latest generation of logic circuitry. The six-transistor cell is a bistable cell which is either in the on-ord state. CMOS has the advantage of very low power consumption, since none of the transistors ever draws current except during the time when the six-transistor cell changes states from on to off. Laptop computers use exclusively CMOS integrated circuits.

Die: See chij

Dielectrics: Refers to insulating materials. In semiconductor processing they include silicon dioxide, silicon nitride, silicon oxynitride, and others. Dielectrics are used in several areas of integrated circuits. In DRAMs, they are used for storage capacitors. In MOS transistors, they form the gate insulator.

Double metalization: Until the 80386, all of Intel's circuits employed only one layer of metalization. The design of logic circuitry (where interconnection between groups of transistors appears to be random) is greatly simplified by adding a second layer of metal. Although the processing sequence is complicated, double-layer metalization allows chip size to be reduced.

Dynamic random-access memory (DRAM): A variety of RAM which maximizes utilization of silicon "real estate" and minimizes power consumption per storage bit. Each bit of information is stored as a charge on a capacitor driven by one transistor. Since the charge dissipates rapidly even when power is constantly supplied to the device, the information within each memory location must be rewritten (refreshed) hundreds of times a second. While the refresh function was originally taken care of by external circuitry, the latest DRAM chips have onboard refresh circuitry. DRAMs are available in 8K, 16K, 64K, 256K, and most recently in 1-meg sizes. K stands for kilobit and refers to the chip's storage capacity. See kilobit definition.

Electrically erasable programmable read-only memory (EEPROM): A variety of ROM which can be erased and programmed at the user's factory. The device is similar to the EPROM except it can be erased electrically (without ultraviolet light).

Electrically programmable read-only memory (EPROM): A variety of ROM which can be erased and programmed at the user's factory. The classical EPROM comes with a quartz window in its package so that ultraviolet light can be used to erase its contents. Then each memory location can be programmed to permanently contain desired information. In applications

where low volume or time constraints prevent the fabrication of a custom ROM, or where the user may intend to make future modifications to its nonvolatile memory. EPROM devices are used. Sometimes EPROMs are supplied without quartz windows (cheaper). Since ultraviolet light cannot get in to erase these devices, they are programmable only once.

erased. The floating gate can be charged by applying which allows a memory cell to be programmed and later cally formed out of a deposited layer of polycrystalline temperature (1000° C) furnace. The gate itself is typically a silicon wafer (to make silicon dioxide) in a high tor which is typically formed by oxidizing the surface of a relatively small market for gallium arsenide products. well as constant silicon device improvement, have led to senide. Difficulty and expense in device fabrication, as tastest switching transistors are made with gallium arerties considered by many to be superior to silicon's. The Gallium arsenide: A semiconductor material with propgate, and the memory is erased. See EPROM definition. ergy to excite the trapped electrons out of the floating is directed at the floating gate, the light has sufficient ensensed by surrounding structures. When ultraviolet light reach the floating gate. The trapped electrons can be Electrical traps in the floating gate store electrons which a relatively high voltage to the region surrounding it. Floating gate: This is the structure in an EPROM device silicon. See definitions for threshold drift and MOS. Gate oxide: This is a critical part of the MOS transis-

HMOS: An Intel acronym standing for high-performance MOS. HMOS is an NMOS process, with small geometries. See *NMOS* definition.

Kilobit (1K): 2¹⁰ or 1024 bits. Each DRAM generation has four times as much capacity as its predecessor. Since computers operate in binary code, the actual memory contents are multiples of 2. Thus, the 1K generation has 2¹⁰ bits, the 4K generation has 2¹² bits, the 16K generation has 2¹³ bits, the 64K generation has 2¹⁴ bits, the 64K generation has 2¹⁶ bits.

Magnetic core: A form of random-access computer memory utilizing ferrite cores to store information. This technology was made obsolete by silicon devices.

Magnetic 1 month 720 or 1 048 575 kits. See Admittons

Megabit (1 meg): 2^{30} or 1,048.576 bits. See definitions for *kilobit* and *DRAM*.

Metal oxide semiconductor (MOS): Refers to a generic type of transistor (see definition of transistor) and to the family of processes used to make it. The switch in an MOS transistor is caused by the action of the metal (or polycrystalline silicon) gate on the "channel." MOS transistors come in two polarities: n-channel (NMOS) or

silicon) and the geometry of the device (as devices get physics (the mobility of electrons and positive charges in smaller, they get faster). speed on MOS devices is controlled by fundamental to the gate. The MOS process typically requires fewer n-channel device turns on with a positive voltage applied voltage is removed, the channel no longer conducts. The processing steps than the bipolar process. The turn-on the circuit between the source and the drain. When the duces an opposite charge in the channel which completes p-channel (PMOS). To turn on a p-channel device, a negative voltage is put on the gate. The charge on the gate in-

just 12 pins (it contains 212 bits). multiplexing allows the 4K memory to be addressed with each column and each row in the matrix of memory cells, dress each memory location. Instead of using one pin for Multiplexing: A generic term used in many areas of economize on the number of output pins required to adgenerations, multiplexing refers to a scheme adopted to electronics. In the case of the 4K and later DRAM

multitasking is embedded in the chip's architecture. is not simply a software feature. The ability to employ manage more than one task simultaneously. Multitasking Multitasking: Refers to a microprocessor's ability to

built on NMOS circuitry. A cell of six NMOS transistors NMOS: See MOS. Several generations of logic were mental physical properties. transistors are faster than PMOS devices due to fundareplaced Intel's traditional PMOS logic family. NMOS

and better etching control ductor processing in order to achieve smaller linewidths chamber and ionized using radio frequency power. The discipline which has been brought to bear on semiconbuild the integrated circuit. Plasma chemistry is a new chemicals. Plasma etching improves control and lineterns on the silicon wafer during the fabrication proionic species selectively etch different materials used to ber. Gaseous chemicals are introduced into the wafer width accuracy. It takes place in a partial vacuum chamcess. Until the early 1980s, all etching was done with wet Plasma etching: A process which is used to define pat-

tor on or off), the floating gate of an EPROM cell (stores nections between transistors. It is also used to form the gate structure of a transistor (the gate turns the transistemperature process) and etched in patterns to form conon the wafer surface (usually in a low-pressure, highfabrication process, polycrystalline silicon is deposited rial which can be used as a conductor. In the wafer Polycrystalline silicon (poly, polysilicon): A mate-

> plied in the middle of the process and subsequently be a conductor while also being able to withstand highcovered by other layers. applied only at the end of the process, poly can be aptemperatures required by wafer processing and must be terials (such as aluminum) cannot withstand the high temperature processing. While other conductive advantage as a material in processing is that it serves as age capacitor which makes up a DRAM cell. Its main the state of the EPROM cell), and one side of the stor-

silicon can be used to form resistor elements. The poly which polysilicon is deposited on a wafer, lines of poly-Polysilicon resistor: By varying the conditions under resistor process was difficult for Intel to execute.

have been used to produce the two generic varieties of ory, bubble memory). RAM is usually volatile memory. cessed (to retrieve or store information) in any sequence. RAM, DRAM and SRAM. Thus, a constant power supply is required in order to redata must be retrieved or stored in a specific order or tain stored information. Several processing technologies sequence (example: magnetic tape memory, CCD mem-This is distinct from sequential-access memory, in which vices in which specific memory locations can be acrect-access memory. Family of information storage de-Random-access memory (RAM): Formerly called di-

cation process needs to be altered to change the informaquence of data which has been embedded in the chip at Within a typical computer system, ROM contains a senot be altered, often referred to as nonvolatile memory which contains a fixed set of information which cantion stored in a ROM. application. Only one masking layer in a 10-layer fabrithe factory. Thus, ROM chips are custom-made for each Read-only memory (ROM): A variety of memory

which can continually read and update the contents of each memory location. This circuitry is referred to as releaks away), a useful DRAM must contain circuitry capacitor holds for only a fraction of a second before it a fraction of a second before it is lost (the charge on the Refresh: Since a dynamic RAM will hold data for only

proportionally (nearly), so that chip design would not crease manufacturing capacity. Devices would be shrunk products and shrinking them to improve yield and in-80s, Intel's static/logic group focused on taking existing have to be changed significantly, decreasing linewidths in integrated circuits. In the early Scaling improvements: Refers to the general process of

> memory used in computer systems to manipulate strings Shift registers: A common type of sequential-access

devices. As a result, the on-chip memory contained in packed into the same area. SRAM memory can be made In comparison with DRAMs, fewer memory cells can be either four transistors and two resistors or six transistors. ory device which does not require refreshing as long as microprocessors is often SRAM. SRAM more closely resembles the process for logic with faster access times than DRAM. The process for power is constantly applied. Each memory cell includes Static random-access memory (SRAM): A RAM mem-

crease and minimum geometries decrease, the alignment wafer is exposed at the same time. As wafer diameters inditional projection alignment, the pattern for the entire thography processing is carried out on stepper aligners. Stepper alignment: The latest generation of photolitical and mechanical devices, costing upwards of \$1 milare realigned. Stepper aligners are very sophisticated opcan be minimized. At each step, the mask and the water wafer in several steps so that the runoff at the wafer edges are aligned. Stepper aligners expose patterns across the pansion or warpage will cause the devices on the edge of task becomes more difficult. The slightest thermal exthe narrowest possible line widths to the wafer. With tracurrent mask layer to all previous layers and to transfer The photolithography step has two key goals: to align the the wafer to be misaligned even when those in the center

the device useless. One source of mobile ionic contamiturn-on, voltage will drift or change over time making not free of mobile ionic contamination, the threshold, or ide insulator which separates the gate from the channel is gate of an MOS transistor in order to turn it on. If the oxtime. A certain critical voltage must be applied to the the turn-on voltage of an MOS transistor to change over Threshold drift: Refers to a phenomenon which causes nation is common table salt.

an electrical switch. It is a three-terminal device: voltage sistor is a solid-state device which can be thought of as ricated one at a time by fusing three material layers tomental building block for electronic and logic circuitry tween the other two terminals. Transistors are the fundaapplied to one terminal opens and closes the circuit be-Transistor: First invented at Bell Labs in 1948, the trangether in a "sandwich" structure. Bob Noyce (Intel) and Configurations of transistors can execute logic functions The first transistors replaced vacuum tubes and were fab-

allows fabrication and interconnection of many transis-Jack Kilby (TI) invented the "planar transistor," which bipolar and MOS (or FET) transistors. basic types of transistors dominate the current market: tors on one substrate. While many variations exist, two

formed on the surface of the silicon water (see capacitor trench structure in order to produce the 1-meg generatric field. Some manufacturers have chosen to adopt the which the wafer is exposed to a plasma in a strong elecrelatively new technique called reactive ion etching in the wafer surface. Vertical trenches are formed using a surface area because its orientation is perpendicular to cell's area. A trench etched capacitor conserves silicon definition) and occupies a significant portion of a DRAM methods.) considered to be near the limit of current manufacturing about 100 angstroms (one-hundred-millionth of a meter), cal advantage. Current oxide [insulator] thicknesses are but has become more difficult in recent generations insulator thickness. This has been the traditional method. ing storage capacity while reducing area is to reduce the tion of DRAMs. (Note that another method of maintain-Trench etched capacitor: A traditional capacitor is Thin-oxide capability is considered a key technologi-

example, Intel's 80286 can assign up to one gigabyte of its own protocol to keep track of memory locations retual memory addresses are then mapped into the physical specifically, it refers to the microprocessor's ability to use the same time without confusing each user's tasks. More ture allows the microprocessor to handle many users at Virtual memory addressing: This microprocessor feamemory addresses. virtual memory addresses to different users. Those virgardless of the physical configuration of memory. For

duction were 2 inches in diameter. Most recently almost increased, additional steps have been carried out on indihas become more and more complex and water size has dividual waters, one at a time. As processing technology cessing steps such as photolithography take place on inwafers are processed in batches of 25 to 50. Other prowaters. In some processing steps such as diffusion. all of Intel's labrication takes place on 6-inch-diameter thousand chips. The first silicon waters used in profor integrated circuits. Each wafer contains up to several Wafer: A slice of silicon which serves as the substrate vidual waters as opposed to batches